Novel Inter-Radix Data Conversion Algorithm for Integrated Circuits
February - May, 2015, Veermata Jijabai Technological Institute
Designed a more space efficient algorithm for high-speed hardware-level conversion of n-bit numbers to their equivalents between two radices. The method requires lesser silicon area and number of dedicated ICs than conventional designs.